Compare Verilog Assignments

How to Use

1. Paste your first Verilog snippet with assignments like monitored_signals_reg[] <= ; in Snippet #1.

2. Paste your second Verilog snippet in Snippet #2.

3. Click Compare Assignments to see signal mismatches (or confirm if none are found).

---

Note:
This tool scans for lines like monitored_signals_reg[] <= ; and checks if is present in both snippets, ignoring the index. Mismatches are signals present in one snippet but not the other.